Learning Cache Models by Measurements

Jan Reineke

joint work with Andreas Abel



Uppsala University December 20, 2012

The Timing Analysis Problem

// Perform the convolution.
for (int i=0; i<10; i++) {
 x[i] = a[i]*b[j-i];
 // Notify listeners.
 notify(x[i]);</pre>

Embedded Software



Microarchitecture





Timing Requirements



What does the execution time of a program depend on?

Input-dependent control flow



Microarchitectural State



Example of Influence of Microarchitectural State



Motorola PowerPC 755

Execution Time (Clock Cycles)









Needs to accurately model all aspects of the microarchitecture that influence execution time.

Construction of Timing Models Today



$\bullet \bullet \bullet$

Construction of Timing Models Tomorrow



BALDWIN

2

DVD

SECONDS

GEAR



Cache Models

- Cache Model is important part of Timing Model
- Caches have simple interface: loads+stores
- Can be characterized by a few parameters:
 - ABC: associativity, block size, capacity
 - Replacement policy



High-level Approach

- Generate memory access sequences
- Determine number of cache misses on these sequences
 - using performance counters, or
 - by measuring execution times.
- Infer property from measurement results.

Warm-up I: Inferring the Cache Capacity

Basic idea:

- Access sets of memory blocks A once.
- Then access A again and count cache misses.
- If A fits into the cache, no misses will occur.



Measure with
$$\vec{p} = \vec{a} = \langle 0, \dots, size \rangle$$
.



Warm-up II: Inferring the Block Size

Given: way size W and associativity A Wanted: block size B

$$\vec{p} = \langle 0, W, 2 \cdot W, \dots, A/2 \cdot W \rangle$$
$$\vec{q} = \langle B', B' + W, B' + 2 \cdot W, \dots, B' + (A/2 + 1) \cdot W \rangle$$

 $\mathbf{measure}_C(\vec{p} \cdot \vec{q}, (\vec{p} \cdot \vec{q})^n) = \begin{cases} 0 & \text{if } B' > B\\ n \cdot (A+1) & \text{otherwise} \end{cases}$

Inferring the Replacement Policy

There are infinitely many conceivable replacement policies...

- For any set of observations, multiple policies remain possible.
- Need to make some assumption on possible policies to render inference possible.

 A Class of Replacement Policies: Permutation Policies

- o Permutation Policies:
 - Maintain total order on blocks in each cache set
 - Evict the greatest block in the order
 - Update the order based on the position of the accessed block in the order
 - Can be specified by A+1 permutations Associativity-many "hit" permutations one "miss" permutation
- Examples: LRU, FIFO, PLRU, ...



LRU (least recently used): order on blocks based on recency of last access





FIFO (first-in first-out):

order on blocks based on order of cache misses



Inferring Permutation Policies

Strategy to infer permutation i:

- 1) Establish a known cache state **s**
- 2) Trigger permutation i
- 3) "Read out" the resulting cache state s'. Deduce permutation from s and s'.

• • 1) Establishing a known cache state

Assume "miss" permutation of FIFO, LRU, PLRU:



2) Triggering permutation i

Simply access ith block in cache state.

E,g, for i = 3, access c:



3) Reading out a cache state

Exploit "miss" permutation to determine position of each of the original blocks:

If position is j then A-j+1 misses will evict the block, but A-j misses will not.





Implementation Challenges

- o Interference
- Prefetching
- Instruction Caches
- Virtual Memory
- o L2+L3 Caches:
 - Strictly-inclusive
 - Non-inclusive
 - Exclusive
- Shared Caches:
 - Coherence

Experimental Results





Jan Reineke, Saarland 26

PLRU(2k) = LRU(2, PLRU(k))

d

a b

c d

$e f \longrightarrow e f a b$ ATOM = LRU(3, LRU(2))

Discovered to our knowledge undocumented "hierarchical" policy:

dc

a b

Replacement Policy of the Intel Atom D525

Χ

хе

dc

Conclusions and Future Work

- Inference of cache models I
- More general class of replacement policies, e.g. by *inferring canonical register automata*.
- Shared caches in multicores, coherency protocols, etc.
- Deal with other architectural features: translation lookaside buffers, branch predictors, prefetchers
- Infer abstractions instead of "concrete" models





Measurement-based Modeling of the Cache Replacement Policy A. Abel and J. Reineke RTAS, 2013 (to appear).