

Verifying the Security of Microarchitectures based on Hardware-Software Contracts

Jan Reineke @ Saarland University

Joint work with

Zilong Wang, Marco Guarnieri @ IMDEA Software, Madrid

Klaus v. Gleissenthall @ VU Amsterdam


Gideon Mohr, Valentin Touzeau @ Saarland University



An Introduction to HW/SW Contracts

ISA: Benefits


High-level language




Instruction set architecture (ISA)




Microarchitecture



ISA: Benefits




ISA: Benefits



Inadequacy of the ISA: Side channels


High-level language



Instruction set architecture (ISA)




Microarchitecture



Inadequacy of the ISA: Side channels

High-level language




Instruction set architecture (ISA)

**No guarantees
about side channels**




Microarchitecture



Inadequacy of the ISA: Side channels


High-level language



Instruction set architecture (ISA)

**No guarantees
about side channels**


Microarchitecture



Can implement arbitrary **insecure** optimizations as long as ISA is implemented correctly

Inadequacy of the ISA: Side channels


High-level language



Instruction set architecture (ISA)

**No guarantees
about side channels**


Microarchitecture



Can implement arbitrary **insecure** optimizations as long as ISA is implemented correctly

Inadequacy of the ISA: Side channels

High-level language




Impossible to program securely
cryptographic algorithms?
sandboxing untrusted code?

Instruction set architecture (ISA)

**No guarantees
about side channels**

Microarchitecture



Can implement arbitrary **insecure**
optimizations as long as
ISA is implemented correctly

A way forward: HW/SW security contracts

HW/SW contract = ISA + X

**Succinctly captures
possible information leakage
in a mechanism-independent way**

A way forward: HW/SW security contracts



Can program **securely** on top of contract
independently of microarchitecture

HW/SW contract = ISA + X

**Succinctly captures
possible information leakage
in a mechanism-independent way**

A way forward: HW/SW security contracts



Can program **securely** on top of contract
independently of microarchitecture

HW/SW contract = ISA + X

**Succinctly captures
possible information leakage
in a mechanism-independent way**

Can implement **arbitrary** ~~insecure~~ **optimizations**
as long as contract is obeyed

HW/SW contracts

Contracts specify which **program executions** a side-channel adversary **cannot distinguish**

Contract

ISA

+

Observations

HW/SW contracts

Contracts specify which **program executions** a side-channel adversary **cannot distinguish**

Contract

ISA

+

Observations

Captures how
program is executed

HW/SW contracts

Contracts specify which **program executions** a side-channel adversary **cannot distinguish**

Contract

ISA

+

Observations

Captures how
program is executed

What leaks
about an execution

Contracts

Contracts



Contract

ISA +

Observations

Contracts



Contract

ISA +

Observations

Contract traces:  (p, σ)


Contracts



Contract

ISA +
Observations


Contract traces:  (p, σ)



Hardware

μ Arch design +
Attacker observations


Contracts



Contract

ISA +
Observations

Contract traces:  (p, σ)




Hardware

μ Arch design +
Attacker observations

Hardware traces:  (p, σ)


Contracts



Contract

ISA +
Observations

Contract traces: (p, σ)









Hardware

μ Arch design +
Attacker observations

Hardware traces: (p, σ)

Contract satisfaction

Hardware  satisfies contract  if for all programs p and arch. states σ, σ' : if (p, σ) = (p, σ') then (p, σ) = (p, σ')


Contracts



Contract

ISA +
Observations

Contract traces: $\text{Contract}(p, \sigma)$





Hardware

μ Arch design +
Attacker observations

Hardware traces: $\text{Hardware}(p, \sigma)$

Contract satisfaction

Hardware  satisfies contract  if for all programs p and arch. states σ, σ' : if $\text{Contract}(p, \sigma) = \text{Contract}(p, \sigma')$ then $\text{Hardware}(p, \sigma) = \text{Hardware}(p, \sigma')$


Contracts



Contract

ISA +
Observations

Contract traces: (p, σ)









Hardware

μ Arch design +
Attacker observations


Hardware traces: (p, σ)

Contract satisfaction



Hardware  satisfies contract  if for all programs p and arch. states σ, σ' : if (p, σ) = (p, σ') then (p, σ) = (p, σ')

Verifying Contract Satisfaction

Contracts for Real ISAs + Real CPUs




Microarchitecture





Contract

Contracts for Real ISAs + Real CPUs




Microarchitecture

*Register transfer level
designs*



Contract


Contracts for Real ISAs + Real CPUs



Microarchitecture


*Register transfer level
designs*

Open-source
RISC-V cores



Contract



Contracts for Real ISAs + Real CPUs



Microarchitecture

*Register transfer level
designs*


Open-source
RISC-V cores



Contract

*ISA spec.
+ Observations*



Contracts for Real ISAs + Real CPUs



Microarchitecture

*Register transfer level
designs*

Open-source
RISC-V cores




Contract

*ISA spec.
+ Observations*

1. Sail (<https://github.com/rem-s-project/sail>)



Contracts for Real ISAs + Real CPUs



Microarchitecture

*Register transfer level
designs*

Open-source
RISC-V cores




Contract

*ISA spec.
+ Observations*

1. Sail (<https://github.com/rem-s-project/sail>)

2. Single-cycle RISC-V
reference implementation +
Combinatorial observer


Contracts for Real ISAs + Real CPUs




Microarchitecture

*Register transfer level
designs*

Open-source
RISC-V cores



Automatic proof




Contract

*ISA spec.
+ Observations*

1. Sail (<https://github.com/rem-s-project/sail>)

2. Single-cycle RISC-V
reference implementation +
Combinatorial observer



Contracts for Real ISAs + Real CPUs



Microarchitecture

*Register transfer level
designs*

Open-source
RISC-V cores



Contract

Automatic proof

SMT solvers
+ Invariant
inference







*ISA spec.
+ Observations*

1. Sail (<https://github.com/rem-s-project/sail>)

2. Single-cycle RISC-V
reference implementation +
Combinatorial observer







Verification: 4-way product circuit + Induction

Contract satisfaction

Hardware  satisfies contract  if for all programs p and arch. states σ, σ' : if  $(p, \sigma) =$  (p, σ') then  $(p, \sigma) =$  (p, σ')

Verification: 4-way product circuit + Induction

Contract satisfaction

Hardware  satisfies contract  if for all programs p and arch. states σ, σ' : if  $(p, \sigma) =$  (p, σ') then  $(p, \sigma) =$  (p, σ')







ISA₁

\approx_{ISA}

HW₁

Verification: 4-way product circuit + Induction

Contract satisfaction

Hardware  satisfies contract  if for all programs p and arch. states σ, σ' : if  $(p, \sigma) =$  (p, σ') then  $(p, \sigma) =$  (p, σ')

ISA₁

\approx_{ISA}

HW₁







ISA₂


\approx_{ISA}

HW₂

Verification: 4-way product circuit + Induction







Contract satisfaction


Hardware  satisfies contract  if for all programs p and arch. states σ, σ' : if  $(p, \sigma) =$  (p, σ') then  $(p, \sigma) =$  (p, σ')




Verification: 4-way product circuit + Induction

Contract satisfaction


Hardware  satisfies contract  if for all programs p and arch. states σ, σ' : if  $(p, \sigma) =$  (p, σ') then  $(p, \sigma) =$  (p, σ')



Verification: 4-way product circuit + Induction




Verification: 4-way product circuit + Induction




Relational
Inductive
Invariant

Verification: 4-way product circuit + Induction



Relational
Inductive
Invariant

Verification: 4-way product circuit + Induction




Relational
Inductive
Invariant

... synthesized using Houdini algorithm

(Flanagan+Leino: Houdini, an Annotation Assistant for ESC/Java, Formal Methods Europe)

Verification: 4-way product circuit + Induction




Relational
Inductive
Invariant

Works on small examples.
RISC-V Sodor Work-in-progress

... synthesized using Houdini algorithm

(Flanagan+Leino: Houdini, an Annotation Assistant for ESC/Java, Formal Methods Europe)

Verification: 4-way product circuit + Induction



Relational
Inductive
Invariant

Works on small examples.
RISC-V Sodor Work-in-progress

Scalability limited due to
4-way product circuit

... synthesized using Houdini algorithm

(Flanagan+Leino: Houdini, an Annotation Assistant for ESC/Java, Formal Methods Europe)

Disentangling Leakage and ISA satisfaction

Contract satisfaction

Hardware satisfies contract if for all programs p and states σ, σ' :

if $Obs(ISA)(p, \sigma) = Obs(ISA)(p, \sigma')$

then $Atk(\mu Arch)(p, \sigma) = Atk(\mu Arch)(p, \sigma')$

Disentangling Leakage and ISA satisfaction

Contract satisfaction

Hardware satisfies contract if for all programs p and states σ, σ' :

if $Obs(ISA)(p, \sigma) = Obs(ISA)(p, \sigma')$

then $Atk(\mu Arch)(p, \sigma) = Atk(\mu Arch)(p, \sigma')$

ISA satisfaction


+

Leakage satisfaction


ISA satisfaction

$$\begin{array}{c} \text{ISA}_0 \\ \vdots \\ \approx \text{ISA} \\ \vdots \\ \text{HW}_0 \end{array}$$


ISA satisfaction




ISA satisfaction




ISA satisfaction




ISA satisfaction




ISA satisfaction




ISA satisfaction



ISA satisfaction



ISA satisfaction



The ISA trace is embedded in the HW trace.

Leakage satisfaction

Leakage satisfaction

For all programs p and states σ, σ' :

if $Obs(\mu Arch)(p, \sigma) = Obs(\mu Arch)(p, \sigma')$

then $Atk(\mu Arch)(p, \sigma) = Atk(\mu Arch)(p, \sigma')$

+ Observations determine the timing of instruction retirement.

Leakage satisfaction

Leakage satisfaction

For all programs p and states σ, σ' :

if $Obs(\mu Arch)(p, \sigma) = Obs(\mu Arch)(p, \sigma')$

then $Atk(\mu Arch)(p, \sigma) = Atk(\mu Arch)(p, \sigma')$

+ Observations determine the timing of instruction retirement.

Can be checked with 2-way product circuit.

Leakage satisfaction

Leakage satisfaction

For all programs p and states σ, σ' :

if $Obs(\mu Arch)(p, \sigma) = Obs(\mu Arch)(p, \sigma')$

then $Atk(\mu Arch)(p, \sigma) = Atk(\mu Arch)(p, \sigma')$

+ Observations determine the timing of instruction retirement.

Can be checked with 2-way product circuit.

Verified DarkRISCV leakage

Leakage satisfaction

Leakage satisfaction

For all programs p and states σ, σ' :

if $Obs(\mu Arch)(p, \sigma) = Obs(\mu Arch)(p, \sigma')$

then $Atk(\mu Arch)(p, \sigma) = Atk(\mu Arch)(p, \sigma')$


+ Observations determine the timing of instruction retirement.

Can be checked with 2-way product circuit.


Verified DarkRISCV leakage

Proof relies on "pipeline invariants"


Pipeline invariants: Example




Pipeline invariants: Example




Pipeline invariants: Example




Pipeline invariants: Example



Pipeline invariants: Example



Pipeline invariants: Example



Consider
 $R0 \leftarrow \text{DIV } R1, R2$

Contract:
“ $\text{Reg}[R2]$ leaks”

Pipeline invariant allows to evaluate
contract when leakage occurs

Conclusions

Conclusions

Conclusions

HW/SW contracts capture leakage at ISA level
... thus enable secure programming

Conclusions

HW/SW contracts capture leakage at ISA level
... thus enable secure programming

Verifying microarchitectures is challenging
... leakage verification and functional verification
can be disentangled

Conclusions

HW/SW contracts capture leakage at ISA level
... thus enable secure programming

Verifying microarchitectures is challenging
... leakage verification and functional verification
can be disentangled

Come to our poster to
discuss!