Selfish-LRU: Preemption-Aware Caching for Predictability and Performance

<u>Jan Reineke</u> Sebastian Altmeyer Daniel Grund Sebastian Hahn Claire Maiza Saarland University, Germany University of Amsterdam, Netherlands Thales Germany Saarland University, Germany INP Grenoble, Verimag, France

20th IEEE Real-Time and Embedded Technology and Applications Symposium April 15-17, 2014 Berlin, Germany

Context: Preemptive Scheduling



Context: Preemptive Scheduling



Caveat: Preemptions are **not** free!



Contribution of this paper

Selfish-LRU: a new cache replacement policy, that
 → Increases performance by reducing the CRPD
 → Simplifies static analysis of the CRPD

Contribution of this paper

Selfish-LRU: a new cache replacement policy, that
 Increases performance by reducing the CRPD
 Simplifies static analysis of the CRPD

Selfish-LRU is a preemption-aware variant of least-recently used (LRU)

Least-Recently Used (LRU)

"Replace data that has not been used for the longest time"



→ Usually works well due to temporal locality

Assume simple **preempted** task:

for i in [1,10]:

access A

- access B
- access C
- access D

for i in [1,10]:
 do something()

Assume simple preempted task:

for i in [1,10]:

access A

- access B
- access C
- access D

for i in [1,10]:
 do something()

Without preemption (after warmup): **0 misses**



Assume simple **preempting** task:

Preemption between loop iterations: 1 access



First loop iteration after preemption: 4 misses



CRPD Example under LRU Replacement: Two types of misses related to preemption



CRPD Example under LRU Replacement: Two types of misses related to preemption



Liu et al., PACT 2008: reordered misses account for **10%** to **28%** of all preemption-related misses

Selfish-LRU: Idea

Prioritize blocks of currently running task:



Intuition:

"Memory blocks of currently running task more likely to be accessed again soon."

Selfish-LRU: CRPD Example Revisited

Assume simple **preempted** task:

for i in [1,10]:

access A

- access B
- access C
- access D

12

for i in [1,10]:
 do something()

Without preemption (after warmup): **0 misses**



Selfish-LRU: CRPD Example Revisited

Assume simple **preempting** task:

Preemption between loop iterations: 1 access



Selfish-LRU: CRPD Example Revisited

First loop iteration after preemption: 1 miss



➡ No reordering misses

Selfish-LRU: Properties

Selfish-LRU: Properties

Property 1:

Selfish-LRU does not exhibit reordering misses.

- → Often: *smaller* CRPD
- ➡ Simplifies static analysis of the CRPD

Selfish-LRU: Properties

Property 1:

Selfish-LRU does not exhibit reordering misses.
Often: smaller CRPD
Simplifies static analysis of the CRPD
Property 2:
In non-preempted execution, Selfish-LRU = LRU.

No change in "regular" WCET analysis



1. Number of **useful** cache blocks (UCBs)?

Preempting

Preempted

1. Number of **useful** cache blocks (UCBs)?

Preempting

Preempted

2. Number of evicting cache blocks (ECBs)?
→ Smaller Bound

1. Number of **useful** cache blocks (UCBs)?

Preempting

Preempted

2. Number of evicting cache blocks (ECBs)?
→ Smaller Bound

3. Combination of
 ECBs and UCBs
 based on Resilience
 Simplified and Smaller Bound

Selfish-LRU: Implementation

Required modifications:

- Manage **task ids (TID)** in operating system
- Make TID available to cache in **TID register**
- Augment cache lines with TID of "owner" task
 - Conservative estimate: < 3% space overhead</p>
- Modified replacement logic

Similar to virtually-addressed caches

Main goal: Compare Selfish-LRU with LRU in terms of performance and predictability

Main goal:
Compare Selfish-LRU with LRU in terms of
performance and predictability
→ Modified MPARM simulator
→ CRPD analyses implemented in AbsInt's aiT

Main goal: Compare Selfish-LRU with LRU in terms of performance and predictability → Modified MPARM simulator → CRPD analyses implemented in AbsInt's aiT

Secondary goal: (see paper for details) Compare CRPD approach with cache partitioning

Experimental Evaluation: Benchmarks and Cache Configuration

Benchmarks:

- Four of the largest Mälardalen benchmarks
- Four models from the SCADE distribution
- Two SCADE models from an embedded systems course

Cache configuration:

Capacity: 2 KB, 4 KB, 8 KB Associativity: 4, 8 Number of sets: 32, 64, 128

Experimental Evaluation: Simulation Results, "Large" Preempting Task

Cache configuration: Capacity: 2 KiB, Associativity 4, Number of sets: 32



Experimental Evaluation: Simulation Results, "Large" Preempting Task

Cache configuration:

Capacity: 2 KiB, Associativity 4, Number of sets: 32



Experimental Evaluation: Simulation Results, "Small" Preempting Task

Cache configuration:

Capacity: 2 KiB, Associativity 4, Number of sets: 32



Experimental Evaluation: Simulation Results, "Small" Preempting Task

Cache configuration:

Capacity: 2 KiB, Associativity 4, Number of sets: 32



Experimental Evaluation: Analysis Results, "Large" Preempting Task

Cache configuration: Capacity: 2 KiB, Associativity 4, Number of sets: 32

Bound on number of additional misses



Experimental Evaluation: Analysis Results, "Large" Preempting Task

Cache configuration:

Capacity: 2 KiB, Associativity 4, Number of sets: 32

Bound on number of additional misses



Experimental Evaluation: Analysis Results, "Small" Preempting Task

Cache configuration:

Capacity: 4 KiB, Associativity 8, Number of sets: 32

Bound on number of additional misses



Experimental Evaluation: Analysis Results, "Small" Preempting Task

Cache configuration:

Capacity: 4 KiB, Associativity 8, Number of sets: 32

Bound on number of additional misses



Summary and Future Work

Selfish-LRU eliminates reordered misses:
Increases performance by reducing the CRPD
Simplifies static analysis of the CRPD
Large improvements for small preempting tasks like interrupt handlers

Summary and Future Work

Selfish-LRU eliminates reordered misses:
Increases performance by reducing the CRPD
Simplifies static analysis of the CRPD
Large improvements for small preempting tasks like interrupt handlers

Apply same idea in **shared caches** in multi-cores?