saarland-informatics-campus.de

Facile: Fast, Accurate, and Interpretable Basic-Block Throughput Prediction

Andreas Abel, Saarland University*

Shrey Sharma, Saarland University

Jan Reineke, Saarland University

* now at Google



This project has received funding from the European Research Council (ERC) under the European Union's Horizon 2020 research and innovation programme (grant agreement No 101020415)"

Performance Prediction/Analysis



• Hotspots

Analytical

ML-based

Simulation-based

Performance Prediction/Analysis



- Simulation-based
- ML-based
- Hybrid

x86 Basic-Block Throughput Prediction





Intel[®] Architecture Code Analyzer

(IACA)

Instruction THroughput Estimator using MAchine Learning (ITHEMAL)

uiCA - The uops.info Code Analyzer

Use cases for basic block predictors





Manual performance analysis/optimization

As a cost model for compilers/superoptimizers

State of the art



Background: Pipeline of Intel Core CPUs



Analytical throughput predictor

in cycles
$$\checkmark TP = \max\{\text{FrontEnd}, \text{Issue}, \text{Ports}, \text{Precedence}\}$$

per iteration

Analytical throughput predictor: Issue



Analytical throughput predictor: Front end



Analytical throughput predictor: Front end



Analytical throughput predictor: Front end



Analytical throughput predictor: Ports



- In general: can be solved using a linear program
- We developed a simpler, more efficient heuristic approach

Analytical throughput predictor: Precedence



jnz loop

Implementation



uops.info

uops.info: Characterizing Latency, Throughput, and Port Usage of Instructions on Intel Microarchitectures

Andreas Abel and Jan Reineke {abel,reineke}@cs.uni-saarland.de Saarland University Saarland Informatics Campus Saarbrücken. Germany

Abstract

Modern microarchitectures are some of the world's most complex mam-made systems. As a consequence, it is increasingly difficult to predict, explain, let alone optimize the performance of software running on such microarchitectures. As a basis for performance predictions and optimizations, we would need faithful models of their behavior, which are, unfortunately, seldom available. In this paper, we present the design and implementation

In this paper, we present the design and implementation of a tool to construct faithil models of the latercy, throughput, and port usage of x86 instructions. To this end, we first discuss common notions of instruction throughput and port usage, and introduce a more precise definition of latency that, in contrast to previous definitions, considers dependencies between different pairs of input and output operands. We then develop novel algorithms to infer the latency, throughput, and port usage based on automatically-generated microbenchmarks that are more accurate and precise than ecsing work.

To facilitate the rapid construction of optimizing compilers and tools for performance prediction, the output of our tool is provided in a machine-readable format. We provide operimental results for processors of all generations of Intel's Gene architecture, i.e., from Nehalem to Coffee Lake, and discuss various cases where the output of our tool differs considerably from prior work.

ACM Reference Format:

Andreas Abel and Jan Reineke. 2019. uops.info: Characterizing Latency, Throughput, and Port Usage of Instructions on Intel Microarchitectures. In 2019 Architectural Support for Programming Languages and Operating Systems (ASPLOS '19), April 13–17, 2019,

Permission to make digital or hard copies of all or part of this work for perconal or classroom use is grated without fee pervised that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work sowned by others than the author(i) must be homored. Abstracting with credit payminited. To copy toherwise, or republish to post on servers or to relatizable to hist, requires prior specific permission and or a the Request permission from permission@com.or. ASUCS 79, April 19–17, 2009, Providence, BL (SA

ACM ISBN 978-1-4503-6240-5/19/04...\$15.00 https://doi.org/10.1145/3297858.3304062

the world's most //doi.org/10.1145/3297858.3304062 ence, it is increasoptimize the per 1 Introduction increarchitectures. Developing tools that predict, explain, or even

Developing tools that predict, explain, or even optimize the performance of solware is challenging due to the complexity of today's microarchitectures. Unfortunately, this challenge is exacerbated by the lack of a precise documentation of their behavior. While the high-level structure of modern micoarchitectures is well-known and stable across multiple generations, lower-level aspects may differ considerably between microarchitecture generations and are generally not as well documented. An important aspect with a relatively atrong influence on performance is how ISA instructions through the excited on and what their latencies are. Knowledge of this aspect is remained for instance to huild

Providence, RI, USA. ACM, New York, NY, USA, 14 pages. https://

Knowledge of this aspect is required, for instance, to build precise performance-analysis tools like CQA [8], Kerneraft [18], or 10m-mca [6]. It is also useful when configuring cycleaccurate simulators like Zeato [2], gens [7], McSimn [3] or ZSim [31]. Optimizing compilers, such as LUM [26] and CCC [15], can profil from detailed instruction characterizations to generate efficient code for a specific microarchitecture. Similarly, usch knowledge is helpful when manually fine-tuning a piece of code for a specific microcessor. Unfortunately, information about the port usage, latency,

and throughput of individual instructions at the required level of detail is hard to come by. Intel's processor manuals [23] only contain latency and throughput data for a number of "commonly-used instructions." They do not contain information on the decomposition of individual instructions into µops, nor do they state the execution ports that these uons can use.

The only way to obtain accurate instruction characterization for many recent microarchicutures is that to perform measurements using microbenchmarks. Such measurements are aided by the availability of performance counters that provide precise information on the number of clapsed cycles and the cumulative port usage of instruction sequences. A relatively large body of work [1, 2, 4, 0, 10, 70, 28–90, 32, 33, 35, 60] uses microbenchmarks to infore properties of the memory hierarchy. Another line of work [5, 13, 14, 25] uses automatically generated microbenchmarks to characterize the energy

ASPLOS 2019

Automatic generation of microbenchmarks to measure the latency, throughput and execution port usage of individual instructions



Evaluation



Accuracy



Accuracy



Execution time



Summary & Future Work

- Accurate and efficient open-source analytical basic-block TP predictor
- Provides insights into what the bottlenecks are

- Integrate into compilers/superoptimizers
- Combine with branch prediction or memory hierarchy models
- Combine static and dynamic analyses

github.com/andreas-abel/uiCA/blob/master/facile.py