


# Hardware-Software Contracts for Secure Speculation

Jan Reineke @  UNIVERSITÄT  
DES  
SAARLANDES

*Joint work with*


Marco Guarnieri, Pepe Vila @ IMDEA Software, Madrid

Boris Köpf @ Microsoft Research, Cambridge, UK


Supported by the European Research Council and an  
Intel Strategic Research Alliance (ISRA)

# The Need for HW/SW Contracts

# ISA: Benefits



# Inadequacy of the ISA: Side channels





# *A Way Forward: HW/SW Security Contracts*



Can program **securely** on top of contract  
**independently** of microarchitecture


HW/SW contract = ISA + X

**Succinctly captures  
possible information leakage**



Can implement **arbitrary insecure optimizations**  
as long as contract is obeyed

# A Concrete Challenge: Spectre



# SPECTRE

Exploits *speculative execution*

Almost *all* modern *CPUs* are *affected*

# Example: Spectre v1 Gadget

**x** is out of bounds

Executed speculatively

```
1. if (x < A_size)  
2.   y = A[x]  
3.   z = B[y*512]  
4. end
```

Access "secret" **A**[**x**]

Transmit **A**[**x**] via data cache

# Hardware Countermeasures

InvisiSpec: Making Speculative Execution  
Invisible in the Cache

Mengjia Yan<sup>†</sup>, Jiho Choi<sup>†</sup>, Dimitrios Skarlatos, Aditya  
University of Illinois at Urbana-Champaign  
{myan8, jchoi42, skarlat2}@illinois.edu

**NDA: Preventing Speculative Execution Attacks at Their Source**

Ofir Weisse  
University of Michigan

Thomas F. Wenisch  
University of Michigan

Ian Neal  
University of Michigan

Baris Kasikci  
University of Michigan

Kevin Loughlin  
University of Michigan

**Efficient Invisible Speculative Execution through  
Selective Delay and Value Prediction**

Stefanos Kaxiras  
Uppsala University  
Uppsala, Sweden  
stefanos.kaxiras@it.uu.se

Magnus Sjalander  
Norwegian University of Science and  
Technology  
Trondheim, Norway  
magnus.sjalander@ntnu.no

Alberto Ros  
University of Murcia  
Murcia, Spain  
aros@ditec.um.es

**CleanupSpec: An “Undo” Approach to Safe Speculation**

Gururaj Saileshwar  
gururaj.s@gatech.edu  
Georgia Institute of Technology

Moinuddin K. Qureshi  
moin@gatech.edu  
Georgia Institute of Technology

**Speculative Taint Tracking (STT): A Comprehensive Protection  
for Speculatively Accessed Data**

Mengjia Yan  
University of Illinois at  
Urbana-Champaign  
myan8@illinois.edu

Artem Khyzha  
Tel Aviv University  
artkhyzha@mail.tau.ac.il

Josep Torrellas  
University of Illinois at Urbana-Champaign

Christopher W. Fletcher  
University of Illinois at Urbana-Champaign

# Examples

```
1.  if (x < A_size)
2.      y = A[x]
3.      z = B[y*512]
4.  end
```

Delay loads until  
they can be retired  
[Sakalis et al., ISCA'19]

Delay loads until they cannot  
be squashed  
[Sakalis et al., ISCA'19]

Taint speculatively loaded data  
+ delay tainted loads  
[STT and NDA, MICRO'19]

# Examples

```
1. y = A [x]  
2. if (x < A_size)  
3.   z = B [y*512]  
4. end
```

Delay loads until  
they can be retired  
[Sakalis et al., ISCA'19]

Delay loads until they cannot  
be squashed  
[Sakalis et al., ISCA'19]

Taint speculatively loaded data  
+ delay tainted loads  
[STT and NDA, MICRO'19]





What security  
properties do HW  
countermeasures  
enforce?

How can we program  
securely?



# A Proof of Concept


M. Guarnieri, B. Köpf, J. Reineke, and P. Vila  
**Hardware–Software Contracts for Secure Speculation**  
S&P (Oakland) 2021

# Hardware-Software Contracts


# HW/SW Contracts for Secure Speculation



Secure  
Programming



Constant-time



Sandboxing

HW/SW Contracts  
for Secure Speculation

Desiderata: simple mechanism-independent  
precise at "ISA level"



Hardware  
Countermeasures

No speculation  
Load Delay Taint Tracking  
No countermeasures

# HW/SW Contracts for Secure Speculation

*Contracts* specify which *program executions* a side-channel adversary cannot distinguish



## Contract

ISA + observations



**“What leaks”**  
about an execution

Contract traces:   $(p, \sigma)$

# Contracts


*Attacker* observes sequences of *μarch states*



## Contract

ISA + observations

Contract traces:  $\text{Contract}(p, \sigma)$



## Hardware

Formal model of processor

Hardware traces:  $\text{Hardware}(p, \sigma)$

## Contract satisfaction

Hardware  $\text{Hardware}$  satisfies contract  $\text{Contract}$  if for all programs  $p$  and arch. states  $\sigma, \sigma'$ : if  $\text{Contract}(p, \sigma) = \text{Contract}(p, \sigma')$  then  $\text{Hardware}(p, \sigma) = \text{Hardware}(p, \sigma')$

# Contracts for Secure Speculation

**Contract** =

**Execution Mode** · **Observer Mode**

How are programs executed?

What is visible about the execution?

# Contracts for Secure Speculation

**Contract** =

**Execution Mode** · Observer Mode

**seq** — sequential execution

**spec** — mispredict branch instructions

# Contracts for Secure Speculation

**Contract** =

Execution Mode · **Observer Mode**


**pc** — only program counter

**ct** — **pc** + addr. of loads and stores

**arch** — **ct** + loaded values




# A Lattice of Contracts



# Example: seq-ct

Assume  $x < A\_size$

```
1.  if (x < A_size)
2.      y = A[x]
3.      z = B[y]
4.  end
```



# Example: seq-arch


Assume  $x < A\_size$

```
1.  if (x < A_size)
2.      y = A[x]
3.      z = B[y]
4.  end
```

pc 2

load  $A+x, A[x]$


load  $B+A[x], B[A[x]]$



# Example: spec-ct


Assume  $x > A\_size$

```
1.  if (x < A_size)
2.      y = A[x]
3.      z = B[y]
4.  end
```



# Hardware Countermeasures

# A Simple Processor



*3-stage pipeline*  
(fetch, execute, retire)

*Speculative* and *out-of-order* execution


Parametric in *branch predictor* and  
*memory hierarchy*

Different *schedulers* for different  
countermeasures

# Disabling Speculative Execution



*Instructions* are executed *sequentially*:  
(fetch, execute, retire)\*




No speculative leaks



Satisfies **seq-ct**

# Eager Load Delay *[Sakalis et al., ISCA'19]*



Security guarantees?





# Eager Load Delay *[Sakalis et al., ISCA'19]*

```
if (x < A_size)
    z = A[x]
    y = B[z]
```

**A** [**x**] and **B** [**z**] delayed until  
**x** < **A\_size** is resolved

 No speculative leaks 

# Eager Load Delay *[Sakalis et al., ISCA'19]*

```
z = A[x]  
if (x < A_size)  
    y = B[z]
```

**B**[**z**] delayed until  
**x** < **A\_size** is resolved

 No speculative leaks 

# Eager Load Delay [Sakalis et al., ISCA'19]


```
z = A[x]  
if (x < A_size)  
    if (z == 0)  
        skip
```

if (**z** == 0) is *not* delayed

Program speculatively

leaks **A**[**x**] 😞


*Observation:* Can only leak data  
accessed **non-speculatively**



Satisfies **seq-arch**

Satisfies **seq-ct+spec-pc**

# Taint Tracking [Yu et al. 2019, Weisse et al. 2019]



*Taint* speculatively loaded data

## Security guarantees?



*Delay* tainted operations

# Taint Tracking [Yu et al. 2019, Weisse et al. 2019]

```
if (x < A_size)
    z = A[x]
    y = B[z]
```

**A** [**x**] tainted as *unsafe*

**B** [**z**] *delayed* until

**A** [**x**] is safe




No speculative leaks



# Taint Tracking [Yu et al. 2019, Weisse et al. 2019]

```
z = A[x]  
if (x < A_size)  
    y = B[z]
```



Also satisfies **seq-arch**

A[x] tagged as *safe*

B[z] *not delayed*


Program speculatively

leaks A[x] 😞

# No Countermeasure *[The World until 2018]*


```
if (x < A_size)
  z = A[x]
  y = B[z]
```

Leaks addressed of speculative and non-speculative accesses



Satisfies **spec-ct**


# Security Guarantees






# Secure Programming

# Two Flavors of Secure Programming




Constant-time




Sandboxing

# Two Flavors of Secure Programming



Constant-time



Sandboxing

# Secure Programming: Foundations

Specify secret data

Program  $p$  is *non-interferent* wrt contract  $\llbracket \cdot \rrbracket$  and policy  $\pi$   
if for all arch. states  $\sigma, \sigma'$ : if  $\sigma \approx_{\pi} \sigma'$  then  $\llbracket p \rrbracket(\sigma) = \llbracket p \rrbracket(\sigma')$

## Theorem

If  $p$  is *non-interferent* wrt contract  $\llbracket \cdot \rrbracket$  and policy  $\pi$ ,  
and hardware  $\{\cdot\}$  satisfies  $\llbracket \cdot \rrbracket$ , then  
 $p$  is *non-interferent* wrt hardware  $\{\cdot\}$  and policy  $\pi$ .

# Sandboxing

Programs **never access** secret memory locations (out-of-sandbox)

**Traditional SB** wrt policy  $\pi \equiv$  non-interference wrt **seq-arch** and  $\pi$

**General SB** wrt  $\pi$  and  $[[\cdot]] \equiv$

Traditional SB wrt  $\pi$  + non-interference wrt  $\pi$  and  $[[\cdot]]$

# Checking Sandboxing

	<i>General sandboxing</i>
<b>seq-ct</b>	Traditional sandboxing (= non-interference wrt <b>seq-arch</b> )
<b>seq-arch</b>	Traditional sandboxing
<b>spec-ct</b>	... + weak SNI



# Constant-time Programming


Control flow and memory accesses  
do not depend on secrets



*Traditional CT* wrt policy  $\pi \equiv$  non-interference wrt **seq-ct** and  $\pi$

*General CT* wrt  $\pi$  and  $[[\cdot]] \equiv$  non-interference wrt  $[[\cdot]]$  and  $\pi$

# Checking Constant-time Programming

	<i>General constant-time</i>	
<b>seq-ct</b>	Traditional constant-time (= non-interference wrt <b>seq-ct</b> )	
<b>seq-arch</b>	Non-interference wrt <b>seq-arch</b> 	No access to secrets!
<b>spec-ct</b>	... + Spec. non-interference <i>[Spectector, S&amp;P'20]</i>	


Work in progress:  
Contracts meet “the real world”

# Contracts for Real ISAs + Real CPUs


*3-stage pipeline*

*Manual proof*

*Toy ISA (6 instr.)  
+ observer modes*



**Microarchitecture**




**Contract**

*Register transfer level  
designs*

*Automatic  
proof*

*Real ISA  
+ observer modes*


# Contracts for Real ISAs + Real CPUs



## Microarchitecture


*Register transfer level  
designs*

Open-source  
RISC-V cores



*Automatic  
proof*

SMT solvers  
+ Invariant  
inference









## Contract

*Real ISA  
+ observer modes*


Separate ISA from  
observer mode

# Separating Observer from ISA satisfaction

## *Contract satisfaction*

Hardware  satisfies contract  if for all programs  $p$  and arch. states  $\sigma, \sigma'$ : if  $(p, \sigma) =$  $(p, \sigma')$  then  $(p, \sigma) =$  $(p, \sigma')$

*ISA satisfaction*




*Observer satisfaction*




# Observer Inference

Given:




**Microarchitecture**

Wanted:



**Weakest Observer**



# Conclusions

Need to rethink **hardware-software contracts**  
with security in mind

*Find out more in our paper:*

M. Guarnieri, B. Köpf, J. Reineke, and P. Vila

Hardware–Software Contracts for Secure Speculation

S&P (Oakland) 2021