# Sensitivity of Cache Replacement Policies

### JAN REINEKE, DANIEL GRUND

Presented by Panchali Mukherjee **Saarland University** 

**Robustness of Hardware and Software Systems** 








### What is a cache?

Memory unit.
Conceals latency gap.
Close to the CPU.
Can access CPU faster.



(b) Three-level cache organization

Data found in cache: hit. Data not found in cache: miss.

Hit rate determines effectiveness.





### What does Cache Miss result in?

### Very high cache miss penalties.

### Cache performance influences overall performance.



## **Worst Case Execution Time**

The maximum length of time a task or set of tasks requires on a specific hardware platform.

### **Worst-case Execution Time Analysis:**

Large variance gets introduced into the execution time due to:

 Cache misses Pipeline stalls, etc



### **Worst-case Execution Time Analysis:**

### WCET computation methods:

- Measurement-based timing Analysis
- Static Analysis.



## **Static Analysis:**

➤ Uses abstract model.

- Computes invariant.
- ➢ Gives upper bound on WCET.

## **Static Analysis: Pros**

► Gives good results for simple hardware. Efficient model.

> Accurate prediction.

## **Static Analysis: Cons**

Complex hardware: error prone and laborious. ➤ Inaccurate model. > Over-pessimistic result.

## **Measurement Timing Analysis:**

> Subset of real hardware states.

- ► Gives maximum of execution times measured.
- > Underestimation of WCET.



## Measurement Timing Analysis: Pro

> Gives good results for both simple and complex hardware.

Precise estimate.

► Portable.




## Measurement Timing Analysis: Con

➤ May suffer from over-pessimism. ► Not sound.



### **Worst-case Execution Time Analysis:**







# Influence of initial hardware state on cache effectiveness.

## **Associativity:**


### The size of a cache set is called the associativity k of the cache.



The index is used to find the set, and the tag helps find the block within the set.


### Offset

LRU (least-recently-used): The bit that has not been used for the longest period of time is replaced.




3	4	5	
1	1	5	
2	2	2	
5	3	3	
3	4	4	

FIFO (first-in-first-out): The bit that was the first to enter the cache is replaced.



PLRU (Pseudo-LRU): Tree-based approximation of the LRU policy.



7 bits of pLRU info

Set of 8 ways

MRU (most-recently-used):

- One recently-used bit per cache line.
- Cache line accessed—bit is set.
- Cache miss—first cache line without set bit selected,

—block removed,

—latest recently used bit set to 1.

—all other bits reset to 0.

## **Sensitivity:**

- q, q': cache states,
- s: access sequence,
- $m_P(q, s)$ : number of misses,
- $h_P(q, s)$ : number of hits,
- P: replacement policy used.

## **Sensitivity:**

# Miss-Sensitivity to State: A policy P is k-misssensitive with additive constant c, if $m_P(q, s) \le k \cdot m_P(q', s) + c$

22



# Hit-Sensitivity to State: A policy P is k-hit-sensitive with subtractive constant c, if

 $h_P(q, s) \geq k \cdot h_P(q', s) - c$ 

## **Sensitivity:**

Sensitive Ratio: The sensitive miss and hit ratios sp<sup>m</sup> and s<sub>p</sub><sup>h</sup> of P are defined as:

 $s_p^m = inf \{k \mid P \text{ is } k \text{-miss-sensitive}\}$  and  $s_p{}^h = sup \{k \mid P \text{ is } k\text{-hit-sensitive}\}.$ 


## **Compute Sensitive Ratios:**

### **RELACS:** Automatically computes sensitive ratios.

## **Compute Sensitive Ratios:**

**Transition system:** A system whose states are pairs of cache states, and whose transitions reflect the effect of a memory access on both of the cache states.

## **Compute Sensitive Ratios:**



Sensitive ratios depend on the number of misses (hits) on paths through the transition system.

$$\frac{d}{d}, [c, b, a] \xrightarrow{\mathbf{a}} [a, b, c], [c, b, a]$$

$$1) \int \mathbf{f}$$

$$\overline{f}$$

$$\overline{f}$$

## Induced Transition System:


- Induced Transition System: A policy P induces a labeled transition system  $T_P = (S_P, R_P)$ , where:
- $\blacktriangleright S_P = \{(q, q') \mid q \in C_P, q' \in C_P\}, are the states,$ which are pairs of cache states of policy P,
- $\triangleright R_P = \{((p, q), (m_p, m_q), (p', q')) \mid (p, q) \in S_P, a \in I\}$ **B**,

 $(p', q') = update_{P,P}((p, q), <a>)$  $(m_p, m_q) = m_{P,P}((p, q), \langle a \rangle)$ 

## **Induced Transition System:**

If set of memory blocks infinite, the induced transition system is infinitely large. Solution: Finite Quotient Structure.

## Merging Equivalent States:




(a) Dashed lines connect equivalent states according to the equivalence relation  $\approx$ .

$$(1,1) \int \mathbf{f}$$

$$(1,c,b,a] \xrightarrow{a} [a,b,c], [c,b,a]$$

$$(1,1) \int \mathbf{f}$$


## **Merging Equivalent States:**



Constructing a Quotient Transition System consists of two steps:


 $\blacktriangleright$  1. The computation of S<sub>P</sub>

 $\triangleright$  2. The computation of  $R_P$ .






### Successor State



Computation of  $S_P$ 



Normalize: Unique representative in the equivalence relation for pairs of states. 34

- <u>Computation of R<sub>P</sub>:</u>
- NORMALIZE(update<sub>P</sub>(p, < a >); update<sub>P</sub>(q, < a >)) is equal for all a.

Computing successors under the finite number of accesses.

**Results:** 

### Sensitivity results for LRU, FIFO, PLRU, and MRU at associativity ranging from 2 to 8 is obtained.


The data obtained are precise sensitive ratios.

### **Results:**

<b>Policies/Associativity</b>	2	3	4	5
LRU	1,2	1,3	1,4	1,5
FIFO	2,2	3,3	4,4	5,5
PLRU	1,2	-	$\infty$	-
MRU	1,2	3,4	5,6	7,8

### Miss-Sensitivity ratio, k, and additive constant, c, for FIFO, PLRU, and LRU.

Note: MEM indicates the algorithm ran out of memory on a 2gb machine.




### **Results:**

<b>Policies/Associativity</b>	2	3	4	5	
LRU	1,2	1,3	1,4	1,5	
FIFO	0,0	0,0	0,0	0,0	
PLRU	1,2	-	1/3, 5/3	-	
MRU	1,2	0,0	0,0	0,0	]

### Hit-Sensitivity ratio k, and subtractive constant c, for FIFO, PLRU, and LRU.

Note: MEM indicates the algorithm ran out of memory on a 2gb machine.





### LRU is best replacement policy, most robust.

## **Open Question:**

When the access sequence is restricted computing precise sensitive ratios become difficult.

Computing a quotient transition system, as done in this paper becomes improbable.

### **Common Ground:**

# ROBUSTNESS



