

Design and Analysis of Real-Time Systems

Precision-Timed ARM – An Example of a Predictable Microarchitecture



Stephen A. Edwards
Sungjun Kim
Edward A. Lee
Isaac Liu
Hiren D. Patel
Jan Reineke

Columbia University
Columbia University
UC Berkeley
UC Berkeley
University of Waterloo
Saarland University ~~UC Berkeley~~

Predictability and Temporal Isolation

- Many embedded systems are real-time systems
 - Need for Timing Predictability
- Trend towards integrated architectures:
 - Need for Temporal Isolation



Side airbag in car, Reaction in <10 mSec



Crankshaft-synchronous tasks,
Reaction in <45 μ Sec



Audio + video playback
with latency and
bandwidth constraints



Outline


- Introduction
- Precision-Timed ARM (PTARM) Pipeline
- PTARM Memory Hierarchy Principles
- PTARM DRAM Controller
 - DRAM Basics
 - Related Work: Predator and AMC
 - PRET DRAM Controller: Main Ideas
 - Evaluation
 - Integration into Precision-Timed ARM



Outline

- Introduction
- Precision-Timed ARM (PTARM) Pipeline
- PTARM Memory Hierarchy Principles
- PTARM DRAM Controller
 - DRAM Basics
 - Related Work: Predator and AMC
 - PRET DRAM Controller: Main Ideas
 - Evaluation
 - Integration into Precision-Timed ARM

Pipelining: Hazards



from Hennessy and Patterson, *Computer Architecture: A Quantitative Approach*, 2007.

Forwarding helps, but not all the time...

LD R1, 45(r2)

DADD R5, R1, R7

BE R5, R3, R0

ST R5, 48(R2)

Unpipelined F D E M W F D E M W F D E M W F D E M W

The Dream

F	D	E	M	W			
	F	D	E	M	W		
		F	D	E	M	W	
			F	D	E	M	W

The Reality


F	D	E	M	W				
	F	D		E	M	W		
		F	D		E	M	W	
				F	D	E	M	W

Memory Hazard
Data Hazard
Branch Hazard

Our Solution: Thread-interleaved Pipelines



+




Each thread occupies only one stage of the pipeline at a time

- No hazards; perfect utilization of pipeline
- Simple hardware implementation (no forwarding, etc.)
- Latency of instructions independent of micro-architectural state
- Microarchitectural timing analysis becomes trivial

Our Solution: Thread-interleaved Pipelines



+



Each thread occupies only one stage of the pipeline at a time

- No hazards; perfect utilization of pipeline
- Simple hardware implementation (no forwarding, etc.)
- Latency of instructions independent of micro-architectural state
- Microarchitectural timing analysis becomes trivial


Drawback: reduced single-thread performance



Outline

- Introduction
- Precision-Timed ARM (PTARM) Pipeline
- **PTARM Memory Hierarchy Principles**
- PTARM DRAM Controller
 - DRAM Basics
 - Related Work: Predator and AMC
 - PRET DRAM Controller: Main Ideas
 - Evaluation
 - Integration into Precision-Timed ARM

Second Problem: Memory Hierarchy




from Hennessy and Patterson, Computer Architecture: A Quantitative Approach, 2007.

- Register file is a temporary memory under program control.
- Cache is a temporary memory under hardware control.

PRET principle: any temporary memory is under program control.

PRET principles implies Scratchpad in place of Cache






Outline


- Introduction
- Precision-Timed ARM (PTARM) Pipeline
- PTARM Memory Hierarchy Principles
- PTARM DRAM Controller
 - **DRAM Basics**
 - Related Work: Predator and AMC
 - PRET DRAM Controller: Main Ideas
 - Evaluation
 - Integration into Precision-Timed ARM

Memory Hierarchy: Dynamic RAM vs Static RAM



from Hennessy and Patterson, Computer Architecture: A Quantitative Approach, 2007.


Dynamic RAM Organization Overview



Dynamic RAM Organization Overview

DRAM Cell



Leaks charge → Needs to be refreshed (every 64ms for DDR2/DDR3) therefore “dynamic”



Dynamic RAM Organization Overview



DRAM Cell

Leaks charge → Needs to be refreshed (every 64ms for DDR2/DDR3) therefore “dynamic”



DRAM Bank

*= Array of DRAM Cells
+ Sense Amplifiers and
Row Buffer
Sharing of sense
amplifiers and row buffer*



Dynamic RAM Organization Overview

DRAM Cell

Leaks charge → Needs to be refreshed (every 64ms for DDR2/DDR3) therefore “dynamic”

DRAM Device


Set of DRAM banks +

- Control logic*
- I/O gating*

Accesses to banks can be pipelined, however I/O + control logic are shared

DRAM Bank

*= Array of DRAM Cells
+ Sense Amplifiers and Row Buffer
Sharing of sense amplifiers and row buffer*



Dynamic RAM Organization Overview

DRAM Cell


Leaks charge → Needs to be refreshed (every 64ms for DDR2/DDR3) therefore “dynamic”

DRAM Device

Set of DRAM banks +

- Control logic*
- I/O gating*

Accesses to banks can be pipelined, however I/O + control logic are shared



DRAM Bank

*= Array of DRAM Cells
+ Sense Amplifiers and
Row Buffer
Sharing of sense
amplifiers and row buffer*

DRAM Module


Collection of DRAM Devices

- Rank = groups of devices that operate in unison*
- Ranks share data/address/command bus*

DRAM Memory Controller

Translates sequences of memory accesses by Clients (CPUs and I/O) into **legal** sequences of DRAM commands


- Needs to obey all timing constraints
- Needs to insert refresh commands sufficiently often
- Needs to translate “physical” memory addresses into row/column/bank tuples



Dynamic RAM Timing Constraints

DRAM Memory Controllers have to conform to different timing constraints that define minimal distances between consecutive DRAM commands.

Almost all of these constraints are due to the sharing of resources at different levels of the hierarchy:







General-Purpose DRAM Controllers

- Schedule DRAM commands dynamically
- Timing hard to predict even for single client:
 - Timing of request depends on past requests:
 - Request to same/different bank?
 - Request to open/closed row within bank?
 - Controller might reorder requests to minimize latency
 - Controllers dynamically schedule refreshes
- Non-composable timing. Timing depends on behavior of other clients:
 - They influence sequence of “past requests”
 - Arbitration may or may not provide guarantees


General-Purpose DRAM Controllers



General-Purpose DRAM Controllers



General-Purpose DRAM Controllers






Outline

- Introduction
- Precision-Timed ARM (PTARM) Pipeline
- PTARM Memory Hierarchy Principles
- PTARM DRAM Controller
 - DRAM Basics
 - **Related Work: Predator and AMC**
 - PRET DRAM Controller: Main Ideas
 - Evaluation
 - Integration into Precision-Timed ARM

Predictable DRAM Controllers: Predator (Eindhoven) and AMC (Barcelona)



Predictable DRAM Controllers: Predator (Eindhoven)

Load
B1.R3.C2

Load
B1.R4.C3

Store
B1.R3.C5

...

*Predictable Memory
Controller: Predator*

Read Pattern

Read Pattern

R/W Pattern

Write Pattern


*Closed-page policy: timing
independent of previously
accessed row*

*Spread each request
over all banks, **pipeline**
accesses to **banks**.*

→ *increases access
granularity*

*Statically precomputed
sequences for writes,
reads, write->read,
read->write, refresh.*

Predictable DRAM Controllers: Predator (Eindhoven) and AMC (Barcelona)






Outline

- Introduction
- Precision-Timed ARM (PTARM) Pipeline
- PTARM Memory Hierarchy Principles
- PTARM DRAM Controller
 - DRAM Basics
 - Related Work: Predator and AMC
 - **PRET DRAM Controller: Main Ideas**
 - Evaluation
 - Integration into Precision-Timed ARM

PRET DRAM Controller: Three Innovations


- Expose internal structure of DRAM devices:
 - Expose individual banks within DRAM device as multiple independent resources



- Defer refreshes to the end of transactions
 - Allows to hide refresh latency
- Perform refreshes “manually”:
 - Replace standard refresh command with multiple reads


PRET DRAM Controller: Exploiting Internal Structure of DRAM Module

- Consists of 4-8 banks in 1-2 ranks
 - Share only command and data bus, otherwise independent
- Partition into four groups of banks in alternating ranks
- Cycle through groups in a time-triggered fashion



PRET DRAM Controller: Exploiting Internal Structure of DRAM Module


- Consists of 4-8 banks in 1-2 ranks
 - Share only command and data bus, otherwise independent
- Partition into four groups of banks in alternating ranks
- Cycle through groups in a time-triggered fashion



- *Successive accesses to same group obey timing constraints*
- *Reads/writes to different groups do not interfere*

PRET DRAM Controller: Exploiting Internal Structure of DRAM Module


- Consists of 4-8 banks in 1-2 ranks
 - Share only command and data bus, otherwise independent
- Partition into four groups of banks in alternating ranks
- Cycle through groups in a time-triggered fashion




- *Successive accesses to same group obey timing constraints*
- *Reads/writes to different groups do not interfere*

Provides four independent and predictable resources


PRET DRAM Controller: Exploiting Internal Structure of DRAM Module




Pipelined Bank Access Scheme




Pipelined Bank Access Scheme



Pipelined Bank Access Scheme




Pipelined Bank Access Scheme




PRET DRAM Controller: “Manual” Refreshes

- Every row needs to be refreshed every 64ms
- Dedicated refresh commands refresh one row in each bank at once
- We replace these with “manual” refreshes through reads
 - Improves worst-case latency of short requests




PRET DRAM Controller: Defer Refreshes




PRET DRAM Controller: Defer Refreshes

- Refreshes do not have to happen periodically
- Refresh every row *at least* every 64 ms
- Schedule refreshes slightly more often than necessary → Enables to defer refreshes



PRET DRAM Controller: Defer Refreshes

- Refreshes do not have to happen periodically
- Refresh every row *at least* every 64 ms
- Schedule refreshes slightly more often than necessary → Enables to defer refreshes





General-Purpose DRAM Controller vs PRET DRAM Controller

General-Purpose Controller

- Abstracts DRAM as a single shared resource
- Schedules refreshes dynamically
- Schedules commands dynamically
- “Open page” policy speculates on locality

PRET DRAM Controller

- Abstracts DRAM as multiple independent resources
- Refreshes as reads: shorter interruptions
- Defer refreshes: improves perceived latency
- Follows periodic, time-triggered schedule
- “Closed page” policy: access-history independence




Outline


- Introduction
- Precision-Timed ARM (PTARM) Pipeline
- PTARM DRAM Controller
 - DRAM Basics
 - Related Work: Predator and AMC
 - PRET DRAM Controller: Main Ideas
 - **Evaluation**
 - Integration into Precision-Timed ARM

Conventional DRAM Controller (DRAMSim2) vs PRET DRAM Controller: Latency Evaluation


Varying Interference:



Varying Transfer Size:



PRET DRAM Controller vs Predator: Analytical Evaluation




- Shared Predator $BL = 4$ w/ refreshes
- $DL_{4,4}^r(x)$: Shared PRET $BL = 4$ w/ refreshes
- ◆— $DL^r(x)$: PRET $BL = 4$ w/ refreshes
- ◇— $DL^{\bar{r}}(x)$: PRET $BL = 4$ w/o refreshes

Predator:

- *abstracts DRAM as single resource*
- *uses standard refresh mechanism*

➔ *PRET controller improves worst-case access latency of small transfers*

PRET DRAM Controller vs Predator: Analytical Evaluation



- *Less of a difference for larger transfers*
- *Predator provides slightly higher bandwidth due to more efficient refresh mechanism*

—○— Shared Predator, $BL = 4$, accounting for all refreshes
—◇— $DL^r(x)$: PRET, $BL = 4$, accounting for all refreshes
—●— Shared Predator, $BL = 8$, accounting for all refreshes
—◆— $DL^r(x)$: PRET, $BL = 8$, accounting for all refreshes




Outline

- Introduction
- Precision-Timed ARM (PTARM) Pipeline
- PTARM Memory Hierarchy Principles
- PTARM DRAM Controller
 - DRAM Basics
 - Related Work: Predator and AMC
 - PRET DRAM Controller: Main Ideas
 - Evaluation
 - Integration into Precision-Timed ARM

Precision-Timed ARM (PTARM)

Architecture Overview <http://chess.eecs.berkeley.edu/pret/>



- **Thread-Interleaved Pipeline** for predictable timing *without* sacrificing high throughput
- One private DRAM Resource + DMA Unit per Hardware Thread
- Shared **Scratchpad** Instruction and Data Memories for low latency access

Conclusions and Future Work

- PTARM =
Thread-interleaved pipeline + Scratchpads + Predictable DRAM:
 - Predictability without sacrificing throughput
 - Temporal isolation between hardware threads
- How to program the inverted memory hierarchy?

Raffaello Sanzio da Urbino – The Athens School





References

Related Work on Memory Controllers:

- M. Paolieri, E. Quiñones, F. Cazorla, and M. Valero, “An analyzable memory controller for hard real-time CMPs,” *IEEE Embedded Systems Letters*, vol. 1, no. 4, pp. 86–90, 2010.
- B. Akesson, K. Goossens, and M. Ringhofer, “Predator: a predictable SDRAM memory controller,” in *CODES+ISSS*. ACM, 2007, pp. 251–256.

Work within the PRET project:

- [CODES '11] Jan Reineke, Isaac Liu, Hiren D. Patel, Sungjun Kim, Edward A. Lee, [PRET DRAM Controller: Bank Privatization for Predictability and Temporal Isolation, *International Conference on Hardware/Software Codesign and System Synthesis \(CODES+ISSS\)*, October, 2011.](#)
- [DAC '11] Dai Nguyen Bui, Edward A. Lee, Isaac Liu, Hiren D. Patel, Jan Reineke, [Temporal Isolation on Multiprocessing Architectures, *Design Automation Conference \(DAC\)*, June, 2011.](#)
- [Asilomar '10] Isaac Liu, Jan Reineke, and Edward A. Lee, [PRET Architecture Supporting Concurrent Programs with Composable Timing Properties, in *Signals, Systems, and Computers \(ASILOMAR\)*, Conference Record of the Forty Fourth Asilomar Conference, November 2010, Pacific Grove, California.](#)
- [CASES '08] Ben Lickly, Isaac Liu, Sungjun Kim, Hiren D. Patel, Stephen A. Edwards and Edward A. Lee, " [Predictable Programming on a Precision Timed Architecture," in *Proceedings of International Conference on Compilers, Architecture, and Synthesis for Embedded Systems \(CASES\)*, Piscataway, NJ, pp. 137-146, IEEE Press, October, 2008.](#)